Bit Plane Technique for Power Concerned Environment
نویسنده
چکیده
An energy restricted image processing method under power constrained condition is important. In this paper, we analyze bit plane analysis and apply this method to energy efficient image processing method. We investigate number of bit cases and their corresponding object and subjective performance such as CPSNR and S-CIELAB. Experimental results indicate that the presented method can raise energy efficiency significantly while sustaining image quality perceptual quality.
منابع مشابه
Bit Swapping Linear Feedback Shift Register For Low Power Application Using 130nm Complementary Metal Oxide Semiconductor Technology (TECHNICAL NOTE)
Bit swapping linear feedback shift register (BS-LFSR) is employed in a conventional linear feedback shirt register (LFSR) to reduce its power dissipation and enhance its performance. In this paper, an enhanced BS-LFSR for low power application is proposed. To achieve low power dissipation, the proposed BS-LFSR introduced the stacking technique to reduce leakage current. In addition, three diffe...
متن کاملModified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملDesign and Simulation of a 2GHz, 64×64 bit Arithmetic Logic Unit in 130nm CMOS Technology
The purpose of this paper is to design a 64×64 bit low power, low delay and high speed Arithmetic Logic Unit (ALU). Arithmetic Logic Unit performs arithmetic operation like addition, multiplication. Adders play important role in ALU. For designing adder, the combination of carry lookahead adder and carry select adder, also add-one circuit have been used to achieve high speed and low area. In mu...
متن کاملA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملUltra-fast 1-bit comparator using nonlinear photonic crystalbased ring resonators
In this paper, a photonic crystal structure for comparing two bits has beenproposed. This structure includes four resonant rings and some nonlinear rods. Thenonlinear rods used inside the resonant rings were made of a doped glass whose linearand nonlinear refractive indices are 1.4 and 10-14 m2/W, respectively. Using Kerr effect,optical waves are guided toward the correc...
متن کامل